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SUMMARY 
A static parasitic loading speed-controller design is presented with supporting ex- 
perimental data obtained from a breadboard model. The speed controller was designed 
to be used with the turboalternator in a 400-hertz Brayton-cycle energy-conversion 
system . 
quency from separate phases of the turboalternator and controls the power to a three- 
phase parasitic load. Each channel comprises a frequency discriminator, a magnetic 
preamplifier, and three output stages consisting of silicon-controlled rectifiers and their 
magnetic firing circuits. The power dissipated in the parasitic load is determined by 
phase control of the multiple silicon-controlled-rectifier output stages. An overspeed 
subcircuit ensures that full parasitic power will be maintained should a n  overspeed con- 
dition occur. 
speed and from 50 to 140 percent of rated voltage. Using silicon-controlled rectifiers 
as the power handling devices enables low shutoff losses to be obtained. 
The speed controller consists of three separate channels, each of which senses fre- 
The speed controller is designed to operate normally from 50 to 200 percent of rated 
INTRODUCTION 
In a turbine drive system, a constant operating speed can be obtained only when the 
input power equals the output power, including losses. In a turboalternator electrical 
power-generating system, where a constant operating speed is required, a speed con- 
troller must be utilized to maintain a proper balance between input and output. 
Basically, there are two types of speed controllers: those which control the turbo- 
alternator input power by adjusting the flow of gas, and those which control the turbo-- 
alternator output power by adjusting the load on the turboalternator. Controllers of the 
latter type are referred to in this report as parasitic speed controllers and may consist 
of a tandem generator, a brake, or  a resistance load. 
All the previously mentioned speed controllers employ moving parts, except for the 
resistive -loading parasitic speed controller. The static resistive -loading parasitic 
speed controller was selected for this application to avoid the problems that are associ- 
ated with moving parts, such as bearings and seals. 
A program was initiated to design, build, and evaluate a speed controller of this 
type for use with the turboalternator in a 400-hertz Brayton-cycle energy-conversion 
system. The design of this speed controller and the results of an experimental evaluation 
are presented herein. 
Resistive -loading parasitic speed controllers have been previously designed for the 
SNAP-2, SNAP-8, and Sunflower space power systems (refs. 1 to 3). The speed- 
controller design described herein retains the desirable features of these speed control- 
lers, such as the use of multiple loads in SNAP-2. However, additional features were 
included in this design to make the speed controller insensitive to changes in line voltage 
and to obtain low shutoff losses. The speed controller employs three frequency-sensing 
stages, each of which drives a three-phase parasitic load. The frequency-sensing stages 
are so adjusted that the parasitic loads are applied in succession. 
report with supporting experimental data obtained from a breadboard model. 
A review of the design objectives and subcircuit evaluations is presented in this 
SYMBOLS 
f lux  density in saturation region 
output from discriminator; input to preamplifier 
output from preamplifier; input to output subcircuit 
output from amplifier; input to output subcircuit 
line to line voltage 
line to neutral voltage 
conduction angle, deg 
DES IGN 0 BJ ECTIVES 
The performance requirements of the Brayton-cycle energy-conversion system were 
- 
used as a basis for determining the design objectives of the speed controller. Table I 
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TABLE I. - SOLAR BRAYTONCYCLE 
SYSTEM ELECTRICAL PARAMETERS 
Rated voltage, volts 
Line to  line 
Line to neutral  
Maximum transi t  voltage, percent 
of rated voltage 
Rated frequency, Hz 
Steady -state frequency regulation, 
Number of phases 
Rated lagging power factor 
Maximum output power capability, kW 
Maximum alternator input power during 
aSee ref.  4. 
percent 
system startupa, kW 
208 
120 
136 
400 
*1 
3 
0.8 
10 
18 
TABLE II. - DESIRED SPEED-CONTROLLER 
PERFORMANCE CHARACTERISTICS 
Maximum parasit ic load power, 
Frequency, H z  
per  unit 
Rated 
Active control range 
Normal operating range of 
speed controller 
Voltage, volts (line to neutral) 
Rated 
Range of insensitivity to 
changes in line voltages 
Losses  
Shutoff 
Full-on 
1. 8 
400 
400 to 406 
200 to 800 
120 
60 to 170 
Minimuma 
b Minimum 
a~~ improve system efficiency. 
bTo reduce system cooling requirements. 
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summarizes the system parameters. 
10 kilowatts. Throughout this report, parasitic load power is expressed on a per unit 
basis in which the output power is normalized to a base of 10 kilowatts. 
Table II and figure 1 summarize the desired speed-controller performance charac- 
teristics. The maximum speed-controller output power capability is 1.8 per unit, 
as required by the system during startup (see ref. 4). 
When power is being dissipated in the parasitic load, the useful power available to 
the system load is reduced accordingly. Therefore, the parasitic load power must be 
fully shut off at 400 hertz to maximize system efficiency at rated operating conditions. 
The active control range of the speed controller was selected to be 400 to 406 hertz; 
that is, 1.8-per-unit parasitic power is applied in a 6-hertz interval starting at 400 hertz 
(fig. 1). This control range satisfies the steady-state frequency regulation requirement 
of i l  percent since 1 per-unit parasitic power or more is applied in a 4-hertz interval 
(1 percent of 400 Hz), if the speed controller applies parasitic load power linearly. 
The frequency and voltage ranges of the speed controller, as indicated previously, 
were selected to match or exceed those of the turboalternator for any conceivable tran- 
sient or startup condition. 
As table I indicated, the Brayton-cycle system is capable of delivering up to 
SU BClRCUlT EVALUATION 
Figure 2 is a block diagram of the speed controller selected to satisfy the design 
objectives given in table II and figure 1. The speed controller has three channels, each 
consisting of a frequency sensing stage, a preamplifier, and three output stages. Each 
channel senses frequency from one phase of the alternator and controls the power to a 
three-phase parasitic load. 
The power dissipated in the parasitic load is determined by phase control of the 
multiple silicon-controlled-rectifier (SCR) output stages. The use of phase -controlled 
switching devices in the power output stages generates harmonics in the alternator output 
voltage. However, the use of multiple parasitic loads could reduce the magnitude of the 
harmonics as compared to a single three-phase parasitic load system. The actual num- 
ber of multiple parasitic loads used is a compromise between circuit complexity and the 
diminishing effect that each additional load has on harmonic reduction. Therefore, 
three multiple parasitic loads were selected with one channel per load. 
of each subcircuit was built at the Lewis Research Center to verify and evaluate the 
design. The breadboards were operated at fu l l  voltage (VLN = 120 volts). For con- 
venience, the output subcircuit was  operated at a reduced power level of 100 watts per 
After the preliminary design of the speed controller was completed, a breadboard 
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load resistor.  An electronic variable -frequency power supply was utilized to obtain the 
s ubcir cuit character is tics. 
The discussion which follows includes a description, a circuit diagram, and a n  
experimental characteristic graph for each subcircuit. For  convenience, the various 
direct  currents are numbered on both the circuit diagrams and the graphs of subcircuit 
characteristics. 
Sensing Subcircuit (Discriminator) 
The sensing subcircuit of a speed controller generates an  output as a function of 
frequency. A double-tuned inductor-capacitor frequency discriminator, hereinafter 
referred to as the discriminator, was selected for this speed-controller design because 
of its high gain and fast response. 
To ensure operation over the 
range VLN = 60 to 170 volts, the secondary voltage of the input transformer TI is 
clipped by Zener diodes Z1 to Z4, thus providing a regulated voltage for the discrimi- 
nator. The discriminator operates from the fundamental component of the clipped sine 
wave since the inductor-capacitor tuned circuits filter out the higher harmonics. Induc- 
tor L3, in series with the primary winding of the transformer, is used to filter the line 
voltage should distortion occur because of the switching devices in the output subcircuits. 
Capacitor C3 and inductor L4 provide a filter for the output current. Further information 
on the operation and design of frequency discriminators is supplied in references 5 and 6. 
frequency at which the characteristic curve crosses the zero axis, referred to as the 
crossover frequency, is shown to be approximately 395 hertz and can be adjusted by 
varying the values of the capacitors C1 and C2. The active control range, indicated on 
the curve, is the range over which the parasitic load power goes from zero to its maxi- 
mum value. The discriminator output current I1 must be approximately 6 milliamperes 
or  greater to maintain maximum output power. The range over which the discriminator 
can maintain maximum output power is indicated in  figure 4. 
The discriminators for  phases A, By and C are identical except for  the values of 
capacitors C1 and C2. Different capacitances are used so that each discriminator will 
have a different crossover frequency. The crossover frequencies are sequenced ap- 
proximately 2 hertz apart to make the speed controller go from no parasitic power to 
maximum parasitic power (1 .8 per  unit) in 6 hertz. 
Figure 3 is a circuit diagram of the discriminator. 
The discriminator characteristic obtained experimentally is given in figure 4. The 
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Am pl i f  ica t ion S ubc i rc u i t ( Preamp I i f  ie r) 
Amplification is required between the discriminator and output subcircuits. Al- 
though both magnetic and semiconductor amplifiers were investigated, a magnetic ampli- 
fier (dc to dc), referred to as the preamplifier, was selected because its circuitry in- 
volved fewer components. 
Figure 5 is a circuit diagram of the preamplifier. Zener diodes Zl0 and Zll clip 
the secondary voltage of the input transformer, and thus regulate the input voltage and 
enable the preamplifier to operate down to VLN = 60 volts. The two half-wave magnetic 
amplifiers are connected in a full-wave, rectified-output configuration, and inductor Ll0 
filters the output current. 
A discontinuity or abrupt change in the amplifier characteristic can occur as a result 
of the phenomenon known as snap. Figure 6 illustrates a typical magnetic amplifier 
characteristic both with and without snap. References 7 to 9 give further information on 
the theory and design of magnetic amplifiers, including the phenomenon of snap. 
A degenerative circuit utilizing a resistor network Rll and a separate winding on the 
magnetic cores M10 and Mll  was used to eliminate snap from the preamplifier. The 
flux set up by the induced current in the degenerative circuit is in such a direction that it 
opposes the change in f lux  that occurs during snap. 
The preamplifier characteristic, obtained experimentally, is plotted in figure 7. As 
the input current I1 is increased to 6 milliamperes, the preamplifier is driven through 
its active control range, and the output current I2 decreases. Above 6 milliamperes, 
the preamplifier is being overdriven and the output current increases slightly. However, 
if the preamplifier is overdriven far enough, a reduction in parasitic load power occurs 
(a phenomenon to be discussed further in the section SPEED-CONTROLLER PERFORM- 
ANCE). 
Output Subcircuit 
The output subcircuit is the power handling stage and controls the flow of current 
through the parasitic load. Silicon-controlled rectifiers (SCR's) were selected as the 
power handling devices in order to obtain low shutoff losses. Each SCR is phase control- 
led by a half-wave magnetic firing circuit. 
output subcircuit consists of a pair of SCR's, including firing circuits, connected so that 
the parasitic load current waveform is bidirectional as illustrated in figure 9. The num- 
ber of electrical degrees during which the parasitic load current flows each half cycle is 
referred to as the conduction angle 
Figure 8 is a circuit diagram of an  output circuit and parasitic resistor. Each 
8,. References 10 and 11 explain the theory and 
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operation of SCR's, and reference 10 (pp. 41 to 43) discusses the half-wave magnetic 
firing circuit. 
Resistors R26 and R27 are utilized to match the gains of the two firing circuits and 
thus reduce any imbalance in the parasitic load waveform. A degenerative circuit 
(consisting of resistor R28 together with the associated windings on the magnetic cores 
M20 and MZl) was used in conjunction with a phase-shifting network (accomplished by 
capacitors C20 and CZl) to eliminate snap from the magnetic firing circuit. The winding 
inductance of the magnetic cores MZ0 and M21 together with the added capacitance pro- 
duced a total phase shift of approximately 300 between the SCR gate and anode voltage. 
As a result of the phase shift, the maximum load conduction angle that may be obtained is 
limited to approximately 150'. The maximum parasitic load power of 18 kilowatts is 
therefore based on a 150' conduction angle. 
Figure 10 is the output subcircuit characteristic obtained experimentally from a 
breadboard. Both conduction angle and parasitic load power are plotted as functions of 
the input current 12. The input current I2 is the direct current out of the preamplifier 
and has a minimum shutoff value of 6 .5  milliamperes. The parasitic load power reaches 
its maximum value of 0 .2  per unit (2 kW) per  resistor at the maximum conduction angle. 
Overspeed Subcircuit 
The purpose of the overspeed subcircuit is to maintain full parasitic power on the 
system should the line frequency exceed the useful range of the discriminator. 
overspeed subcircuits were investigated, but the subcircuit of figure 11 was selected 
because its circuitry involves fewer components. The overspeed subcircuit consists of a 
volts -per-hertz sensing circuit, a temperature -compensating circuit, a magnetic ampli- 
fier, and a direct-current bias circuit for the amplifier. 
is proportional to the product of the flux density in the saturation region Bmax and 
frequency. The flux density in the saturation region Bmax is a core parameter that 
varies with temperatare. Therefore, at any constant temperature, the voltage from the 
sensing circuit is proportional to frequency. 
However, if the temperature of the core increases, Bmax will decrease and thus 
decrease the sensing-circuit output voltage. A temperature-compensating circuit was 
introduced to compensate for this voltage change with temperature. The primary Zener 
diodes were selected to have a positive temperature coefficient so that the output of the 
temperature-compensation circuit would increase with temperature. Thus, as temper- 
ature increases, the increasing output voltage of transformer T30 compensates for  the 
decreasing output voltage of transformer T32. 
Several 
The volts-per-hertz transformer T32 produces an output voltage the average of whick 
7 
IIIIII 
The output of the sensing circuit is compared to a voltage reference, and the differ- 
ence is used to drive the amplifier. The voltage level of this reference, determined by 
the temperature-compensated Zener diode ZS4, determines the frequency at which the 
subcircuit starts to control parasitic load power. The Zener diodes across the input 
winding of transformer TS2 protect circuit components if excessive voltage transients 
occur but otherwise do not appreciably affect the performance of the circuit. 
circuits. The amplifier is similar to the preamplifier except that there are no provisions 
for reducing snap. 
perimentally as shown in figure 12. At frequencies below the turn-on point of the sub- 
circuit, the sensing circuit produces no significant output and the direct-current bias 
holds the amplifier output current I3 to a minimum. At high frequencies, the current 
from the sensing circuit drives the amplifier to a full-on state, and maximum output 
current results. Indicated on the characteristic curve is the point at which the overspeed 
subcircuit is capable of maintaining maximum parasitic load power. 
The discontinuity or  abrupt change in the control characteristic, observed at the 
turn-on frequency, is caused by the presence of control snap in the magnetic amplifier. 
This snap was not eliminated since the overspeed subcircuit turns full on several hertz 
before the discriminator begins to lose control. 
The output current of the overspeed subcircuit amplifier is fed into nine output sub- 
An overspeed subcircuit was fabricated, and the control characteristic obtained ex- 
S PEED-CONTROLLER PERF0 RMANC E 
Additional subcircuits were fabricated and interconnected, as shown in figure 13, in 
order to study the performance of the speed controller. Only one output subcircuit and 
parasitic resistor per channel was utilized. Tests were conducted to determine the 
control characteristic, the time delay, the losses, and the off-design voltage performance 
of the speed controller. 
to 100 watts per resistor. (Full parasitic power was employed only when measuring 
losses. ) The test setup for the speed controller utilized two alternating-current static 
variable -frequency power supplies. A high-precision single -phase power supply was 
utilized to drive the frequency-sensing circuits. All other subcircuits were driven from 
the thresphase power supply. 
The subcircuits were operated at VLN = 120 volts but with parasitic power reduced 
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Control Characteristic 
The discriminators were tuned to obtain an  approximately linear control character- 
istic over the active range as shown in figure 14. Both curves are plots of parasitic 
load power against frequency at a constant line voltage VLN of 120 volts. 
In figure 14(a), the control characteristic is plotted to show the active range of the 
speed controller more clearly. As can be seen, the turn-on frequency is approximately 
400 hertz and the full-on frequency is approximately 406 hertz, which results in a total 
active range of 6 hertz. As shown, the parasitic load power varies in a smooth and con- 
tinuous manner from 0 to 1.8 per unit over this range. 
In figure 14(b), the control characteristic is plotted from 200 to 800 hertz both with 
and without the overspeed subcircuit. When operated without the overspeed subcircuit, 
two phenomena occur that cause a reduction in parasitic load power at high frequencies. 
First, a small reduction in parasitic power occurs at approximately 420 hertz because 
the output of the discriminator, while passing through its maximum, is slightly over- 
driving the preamplifier. Since the speed controller at this point is delivering approxi- 
mately 1.8-per-unit parasitic load, this small reduction should not adversely affect sys- 
tem performance. Consequently, no steps were taken to correct this situation. Second, 
as the line frequency is increased to approximately 475 hertz, the output of the discrim- 
inator is reduced to the point where it can no longer maintain maximum parasitic power. 
Consequently, the parasitic power begins to drop and is fully off at approximately 
490 hertz. As can be seen, the addition of the overspeed subcircuit eliminates this sec- 
ond problem by maintaining maximum parasitic power output beyond 800 hertz. 
Speed-Controller Time Delay 
Time delay in this report is defined to be the time required for the parasitic load 
voltage to reach a new steady state (within 2 percent) for a step change in input frequency. 
The time delay of a speed controller should be as small as possible, without intro- 
ducing system and/or speed-controller instability, so that the response time of the sys- 
tem will  not be increased. In this speed controller, the inductors L4 (fig. 3) and Ll0 
(fig. 5) present in the control circuits of the magnetic amplifiers account for a large 
portion of the time delay. 
In measuring the time delay, a small  change in frequency was applied to the dis- 
criminators, which allowed the speed controller to operate entirely within its active 
control range. The time required for the parasitic load voltage to reach a new steady 
state under these conditions was approximately 130 milliseconds. The speed-controller 
time delay was independent of frequency and frequency change as long as the subcircuits 
were operated entirely within their active control ranges. 
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Speed-Controller Losses 
Discriminator 
Preamplifier 
output 
Overspeed 
Totala 
The speed-controller losses were measured under conditions of no parasitic power 
and full parasitic power at an input voltage VLN of 120 volts. 
Table 111 shows the power and volt-ampere requirements for each subcircuit under 
conditions of no parasitic power. The total speed-controller losses were measured at 
400 hertz and found to be 179.2 watts with a power factor of 0.937. The losses did not 
change significantly over the range 200 to 400 hertz. 
The voltage regulation circuits (in the discriminator, preamplifier, and overspeed 
subcircuits), which make the speed controller insensitive to changes in line voltage over 
the range VLN = 60 to 170 volts, contribute approximately 60 to 80 watts total loss. 
Another important source of loss is the overspeed subcircuit. As table III indicates, 
16.3 18.3 3 48.9 
8.8 9.1 3 26.4 
47.0 48.5 9 423.0 
68.0 68.4 1 68.0 
566.3 
TABLE III. - SPEED-CONTROLLER POWER LOSS AND VOLT-AMPERE 
REQUntEMENT WITH NO PARASITIC POWER 
[Measured at 400 Hz and VLN = 120 volts. ] 
I Subcircuit 
L 
Discriminator 
Preamplifier 
output 
Overspeed 
Totala 
. ~ ~-
Power loss, 
W 
19.3 
10.6 
2.5 
67.0 
~ 
. . . __ - . . 
Volt -amperes 
- .  
19.5 
12.0 
3.1 
69.0 
__ . . 
- __  _ _  
Subcircuits used 
in controller 
3 
3 
9 
~- - 
rota1 power, 
W 
57.9 
31.8 
22.5 
67.0 
179.2 
. .. - 
179.2 - aSpeed-controller power factor = Total power . = -- 0.937. 
Total volt-amperes 191.4 
TABLE IV. - SPEED-CONTROLLER POWER LOSS AND VOLT-AMPERE 
REQUIREMENT WITH FULL PARASITIC POWER (1.8 pu) 
[Measured at 407 Hz and VLN = 120 volts. ] 
Total volt- 
amperes  -1 
69.0 
191.4 
Subcircuit I Power loss, 1 Volt-amperes I Subcircuits used I Total power, 
I w  I w I  I in  controller 1 
I 
I 
I - .  - i  - - -  i -- 
Total volt- 
amperes  
54.9 
27.3 
436.5 
68.4 
587.1 
_ _  
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67 watts are dissipated in this subcircuit. 
conditions of full parasitic power. The total losses at full parasitic power were mea- 
sured at 407 hertz and found to be 566.3 watts with a power factor of 0.965. The full-on 
losses did not change significantly over the range 407 to 800 hertz. The cooling system 
requirements for the speed controller are determined by the full-on losses. 
Table N shows the power and volt-ampere requirements for  each subcircuit under 
6.0 
5.9 
5.7 
6.2 
6.8 
9.8 
17.6 
Off- Design-Voltage Performance 
1.8 
1.44 
1.13 
.937 
.725 
.54 
.378 
The performance of the experimental breadboard (fig. 13) was investigated during 
operation at off -design voltages. The results of speed-controller operation at reduced 
line voltages are recorded in table V. Table V lists the turn-on and full-on frequencies 
observed, as well as the maximum parasitic power dissipated as the voltage VLN was 
reduced from 120 to 60 volts. As the line voltage was decreased, both the turn-on and 
full-on frequencies increased, and the maximum parasitic power varied in accordance 
with the basic equation 
2 (rms voltage) 
resistance 
power = 
The r m s  voltage in equation (1) is a function of both the line-to-neutral alternator voltage 
and the maximum SCR conduction angle Bc, which is a function of many variables 
including line-to-neutral voltage (as discussed in ref. 7). The active control range of 
the speed controller remained nearly constant down to VLN = 70 volts but increased 
greatly as the voltage was decreased further. 
TABLE V. - REDUCED-VOLTAGE PERFORMANCE 
Line -to-neutral 
voltage, VLN 
volts 
120 
110 
100 
90 
80 
70 
60 
Turn-on 
frequency, 
Full-on 
frequency, 
HZ I HZ 
400.0 
400.2 
400.6 
400.9 
401.2 
401.8 
406.0 
406.0 
406.1 
406.3 
407.1 
408.0 
411.6 
423.6 
parasitic 
power 
per unit 
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The speed controller was not designed to operate below VLN = 60 volts, since 
neither transient nor startup voltage are expected to occur below this value. In fact, the 
speed controller malfunctions at line voltages VLN below 50 volts, since there is insuf- 
ficient voltage available to produce the preamplifier output current required to hold the 
SCR's and their firing circuits in an off state. Consequently, below VLN = 50 volts para- 
sitic power is dissipated in accordance with equation (1) and is independent of frequency. 
The speed-controller breadboard operated normally at input voltages Vm up to 
170 volts. 
SUMMARY OF RESULTS 
Based on system considerations, design goals were established for a speed con- 
troller to be used with the turboalternator in a 400-hertz Brayton-cycle energy- 
conversion system. The parasitic loading speed-controller design presented herein 
successfully satisfies all these design goals. 
is capable of varying parasitic load power from zero to its maximum value in a 6-hertz 
interval in a smooth, continuous manner. 
The speed controller has a parasitic load rating of 18 kilowatts at the maximum 
conduction angle of 150 electrical degrees. Low shutoff losses (approx. 179.2 W) were 
accomplished by utilizing silicon-controlled rectifiers as the power handling devices. 
from 50 to 140 percent of rated voltage. The problem of snap in the magnetic amplifiers 
was overcome by the use of degenerative circuits and phase shifting networks. 
An experimental breadboard was built, and tests have shown that the speed controller 
The speed controller operates normally from 50 to 200 percent of rated speed and 
Lewis Research Center, 
National Aeronautics and Space Administration, 
Cleveland, Ohio, March 29, 1967, 
120-27-03 -42-22. 
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Figure 2. - Block diagram of speed controller. 
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Figure 10. -Output subcircuit characteris- 
tic. 
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Figure 11. - Overspeed subcircuit diagram. 
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Figure 12. - Overspeed subcircuit characteristic. 
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Figure 13. - Block diagram of experimental breadboard. 
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(b) With and without overspeed subcircuit. 
Figure 14. - Control characteristic of speed controller. 
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